mirror of
https://github.com/Mathewnd/Astral.git
synced 2026-10-27 12:48:22 +00:00
Matheus
110 lines
3.2 KiB
C
110 lines
3.2 KiB
C
#ifndef _CONTEXT_H
|
|
#define _CONTEXT_H
|
|
|
|
#include <stdint.h>
|
|
#include <printf.h>
|
|
|
|
#include <arch/msr.h>
|
|
|
|
typedef uint64_t ctxreg_t;
|
|
|
|
typedef struct {
|
|
uint64_t cr2;
|
|
uint64_t gs;
|
|
uint64_t fs;
|
|
uint64_t es;
|
|
uint64_t ds;
|
|
uint64_t rax;
|
|
uint64_t rbx;
|
|
uint64_t rcx;
|
|
uint64_t rdx;
|
|
uint64_t r8;
|
|
uint64_t r9;
|
|
uint64_t r10;
|
|
uint64_t r11;
|
|
uint64_t r12;
|
|
uint64_t r13;
|
|
uint64_t r14;
|
|
uint64_t r15;
|
|
uint64_t rdi;
|
|
uint64_t rsi;
|
|
uint64_t rbp;
|
|
uint64_t error;
|
|
uint64_t rip;
|
|
uint64_t cs;
|
|
uint64_t rflags;
|
|
uint64_t rsp;
|
|
uint64_t ss;
|
|
} __attribute__((packed)) context_t;
|
|
|
|
typedef struct {
|
|
uint64_t gsbase;
|
|
uint64_t fsbase;
|
|
uint8_t fx[512];
|
|
uint32_t mxcsr;
|
|
} extracontext_t __attribute__((aligned(16)));
|
|
|
|
#define CTX_INIT(x,u) \
|
|
if (u) { \
|
|
(x)->cs = 0x23; \
|
|
(x)->ds = (x)->es = (x)->ss = 0x1b; \
|
|
} else { \
|
|
(x)->cs = 0x8; \
|
|
(x)->ds = (x)->es = (x)->ss = 0x10; \
|
|
} \
|
|
(x)->rflags = 0x200;
|
|
|
|
// all sse exceptions masked
|
|
// initialise the x87 FPU state as it would be after the FNINIT instruction
|
|
#define CTX_XINIT(x, u) {\
|
|
(x)->mxcsr = 0x1F80; \
|
|
*((uint16_t *)&(x)->fx[0]) = 0x37f; \
|
|
*((uint16_t *)&(x)->fx[2]) = 0; \
|
|
(x)->fx[4] = 0; \
|
|
}
|
|
|
|
#define CTX_SP(x) (x)->rsp
|
|
#define CTX_IP(x) (x)->rip
|
|
#define CTX_RET(x) (x)->rax
|
|
#define CTX_ERRNO(x) (x)->rdx
|
|
|
|
#define PRINT_CTX(x) { \
|
|
printf("cr2: %016lx gs: %04x\nrax: %016lx fs: %04x\nrbx: %016lx es: %04x\nrcx: %016lx ds: %04x\nrdx: %016lx cs: %04x\n r8: %016lx ss: %04x\n r9: %016lx r10: %016lx\nr11: %016lx r12: %016lx\nr13: %016lx r14: %016lx\nr15: %016lx rdi: %016lx\nrsi: %016lx rbp: %016lx\nrip: %016lx rsp: %016lx\nerr: %016lx rfl: %016lx\n", \
|
|
x->cr2, x->gs, x->rax, x->fs, x->rbx, x->es, x->rcx, x->ds, x->rdx, x->cs, x->r8, x->ss, x->r9, x->r10, x->r11, x->r12, x->r13, x->r14, x->r15, x->rdi, x->rsi, x->rbp, x->rip, x->rsp, x->error, x->rflags); \
|
|
}
|
|
|
|
void arch_context_switch(context_t *context);
|
|
void arch_context_saveandcall(void (*fn)(context_t *context), void *stack);
|
|
|
|
#include <string.h>
|
|
|
|
// kernelgsbase is set as user because they'll be swapped in the context switch
|
|
// TODO FPU stuff on all context macros
|
|
#define ARCH_CONTEXT_SWITCHTHREAD(x) \
|
|
_cpu()->ist.rsp0 = (uint64_t)(x)->kernelstacktop; \
|
|
wrmsr(MSR_KERNELGSBASE, (x)->extracontext.gsbase); \
|
|
wrmsr(MSR_FSBASE, (x)->extracontext.fsbase); \
|
|
asm("fxrstor (%%rax)" : : "a"(&(x)->extracontext.fx[0])); \
|
|
asm("ldmxcsr (%%rax)" : : "a"(&(x)->extracontext.mxcsr)); \
|
|
arch_context_switch(&thread->context);
|
|
|
|
#define ARCH_CONTEXT_THREADSAVE(t, c) \
|
|
memcpy(&(t)->context, c, sizeof(context_t)); \
|
|
(t)->extracontext.gsbase = rdmsr(MSR_KERNELGSBASE); \
|
|
(t)->extracontext.fsbase = rdmsr(MSR_FSBASE); \
|
|
asm("fxsave (%%rax)" : : "a"(&(t)->extracontext.fx[0])); \
|
|
asm("stmxcsr (%%rax)" : : "a"(&(t)->extracontext.mxcsr));
|
|
|
|
#define ARCH_CONTEXT_THREADLOAD(t, c) \
|
|
memcpy(c, &(t)->context, sizeof(context_t)); \
|
|
_cpu()->ist.rsp0 = (uint64_t)(t)->kernelstacktop; \
|
|
wrmsr(MSR_KERNELGSBASE, (t)->extracontext.gsbase); \
|
|
wrmsr(MSR_FSBASE, (t)->extracontext.fsbase); \
|
|
asm("fxrstor (%%rax)" : : "a"(&(t)->extracontext.fx[0])); \
|
|
asm("ldmxcsr (%%rax)" : : "a"(&(t)->extracontext.mxcsr));
|
|
|
|
#define ARCH_CONTEXT_INTSTATUS(x) ((x)->rflags & 0x200 ? true : false)
|
|
#define ARCH_CONTEXT_ISUSER(x) ((x)->cs == 0x23)
|
|
|
|
#endif
|