mirrors/Astral
1
0
Fork 0
mirror of https://github.com/Mathewnd/Astral.git synced 2026-10-27 20:58:22 +00:00
Code Issues Packages Projects Releases Wiki Activity

interrupts: IPL_IGNORE which doesn't raise nor lower the IPL on an interrupt

Browse Source
This commit is contained in:
Matheus
2023-06-27 20:03:57 -03:00
parent 98fc4eb23d
commit 0185572afc
5 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
kernel-src/arch/x86-64/apic.c
+1 -1
View File
@@ -201,7 +201,7 @@ void arch_apic_initap() {
writelapic(APIC_LVT_LINT1, LVT_MASK);
writelapic(APIC_LVT_ERROR, LVT_MASK);
writelapic(APIC_LVT_TIMER, LVT_MASK);
interrupt_register(0xff, spurious, NULL, IPL_MAX); // XXX for now max ipl suffices, however it's likely not the best one
interrupt_register(0xff, spurious, NULL, IPL_IGNORE);
writelapic(APIC_REG_SPURIOUS, 0x1FF);
_cpu()->id = readlapic(APIC_REG_ID) >> 24;
kernel-src/arch/x86-64/idt.c
+1 -1
View File
@@ -79,7 +79,7 @@ void arch_idt_reload() {
// make sure to reserve the first 32 isrs for exceptions with a dummy panic isr
for (int i = 0; i < 32; ++i)
interrupt_register(i, exceptisr, NULL, IPL_MAX);
interrupt_register(i, exceptisr, NULL, IPL_IGNORE);
_cpu()->ipl = IPL_NORMAL;
interrupt_set(true);
kernel-src/arch/x86-64/mmu.c
+1 -1
View File
@@ -265,5 +265,5 @@ void arch_mmu_init() {
}
arch_mmu_switch(FROM_HHDM(template));
interrupt_register(14, pfisr, NULL, IPL_MAX);
interrupt_register(14, pfisr, NULL, IPL_IGNORE);
}